The exponential growth of sequential processors has come to an end, and thus, parallel processing is probably the only way to achieve performance growth. We propose the development of parallel architectures based on data-driven scheduling. Data-driven scheduling enforces only a partial ordering as dictated by the true data dependencies, which is the minimum synchronization possible. This is very beneficial for parallel processing because it enables it to exploit the maximum possible parallelism. We provide architectural support for data-driven execution for the Data-Driven Multithreading (DDM) model. In the past, DDM has been evaluated mostly in the form of virtual machines. The main contribution of this work is the development of a highly efficient hardware support for data-driven execution and its integration into a multicore system with eight cores on a Virtex-6 FPGA. The DDM semantics make barriers and cache coherence unnecessary, which reduces the synchronization latencies significantly and makes the cache simpler. The performance evaluation has shown that the support for data-driven execution is very efficient with negligible overheads. Our prototype can support very small problem sizes (matrix 16×16) and ultra-lightweight threads (block of 4x4) that achieve speedups close to linear. Such results cannot be achieved by software-based systems.
INTRODUCTION
The end of the exponential growth of the sequential processors has facilitated the development of multicore systems. Thus, any growth in performance must come from parallelism [Fuller and Millett 2011] . To achieve that, efficient parallel programming models and architectures must be developed. Such a model is the Data-Driven Multithreading (DDM) model of execution. DDM is a nonblocking multithreading model based on the Decoupled Data Driven model of execution [Evripidou and Gaudiot 1990; Evripidou 2001] . A DDM thread is scheduled for execution in a data-driven manner, that is, after all of its required data have been produced. As a result, no synchronization or communication latencies are experienced after a thread begins its execution. DDM combines data-driven concurrency with efficient sequential execution by utilizing a Thread Scheduling Unit (TSU) for the management of the threads.
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The DDM model was evaluated in the past by several implementations. The first implementation of DDM was targeting Networks of Workstations [Kyriacou et al. 2006] , called the Data-Driven Network of Workstations (D 2 Now). It has illustrated the major components of DDM such as the TSU and CacheFlow [Kyriacou et al. 2004] . The evaluation was done using execution-driven simulations. That was followed by two other implementations, TFlux [Stavrou et al. 2008 ] and the Data-Driven Multithreading Virtual Machine (DDM-VM) Evripidou 2010, 2011] . Both TFlux and DDM-VM were targeting data-driven concurrency on sequential processors (multicore chips). DDM-VM has extended it into distributed multicore systems for both homogeneous and heterogeneous systems. The heterogeneous version had outperformed some similar systems . TFlux also developed the TFlux directives [Trancoso et al. 2007 ] and a source-to-source compiler. The TFlux compiler was gradually extended to support all DDM systems. All major components of the DDM were presented in all systems. However, each system has extended the state of the art of DDM. Also, a preliminary project [Matheou and Evripidou 2013] shows that a hardware TSU can be implemented on an FPGA device with a moderate hardware budget.
With this work, we are moving to the next step by developing a hardware system that supports data-driven execution. The major contribution of the submitted work is the full hardware implementation of the TSU. In order to demonstrate the efficiency and functionality of our design, an eight-core shared memory system has been developed that is managed by the TSU. A software Application Programming Interface (API) and a source-to-source compiler are provided for developing DDM applications. For evaluation purposes, a Xilinx ML605 Evaluation Board is used, which is equipped with a Xilinx Virtex-6 FPGA [xilinx.com 2014] . The results of the TSU's performance evaluation showed that data-driven execution can be implemented on sequential multicore systems with a very small hardware budget and negligible overheads.
The rest of the article is organized as follows: an overview of Data-Driven Multithreading is presented in Section 2. Section 3 describes the TSU and the API that is used for developing DDM applications. An example of a DDM program is presented in Section 4. Section 5 describes how the TSU can be ported in a real multicore system. The performance analysis is presented in Section 6. Lessons learned and future work are presented in Sections 7 and 8, respectively. The related work is presented in Section 9. Finally, the concluding remarks are presented in Section 10.
DATA-DRIVEN MULTITHREADING
The Data-Driven Multithreading [Kyriacou et al. 2006 ] is a nonblocking multithreading model that schedules threads based on data availability on sequential processors. A DDM program consists of several threads of instructions, called DThreads, that have producer-consumer relationships. The instructions within the DThreads are fetched and executed by the CPU sequentially in a control-flow manner. This allows the exploitation of a plethora of control-flow optimizations, either by the CPU at runtime or statically by the compiler.
The core of the DDM model is the Thread Scheduling Unit, which is responsible for the management of the DThreads. For each DThread, the TSU collects metadata (also called Thread Templates) that enable the management of the dependencies among the DThreads and determine when a DThread can be scheduled for execution. In particular, TSU schedules a DThread for execution when all its producer threads have completed their execution. This ensures that all the data that this DThread needs are available.
The DDM Dependency Graph
In DDM, a program is composed of a number of re-entrant, interdependent DThreads along with their DDM Synchronization/Dependency Graph. The Dependency Graph is in the form of G(N, A, R), where nodes in N represent the DThreads, arcs in A represent the data dependencies, and Ready Counts (RCs) in R represent the number of the producer threads of each DThread.
An example of a DDM program is shown in Figure 1 . On the left side of the figure, the pseudo-code of a synthetic application and its partitioning into five DThreads are depicted. From this code, it is possible to observe a number of dependencies. Particularly, DThread 1 and DThread 2 write the variables a and c, respectively, which are then used by DThread 3. As such, DThread 1 and DThread 2 are producers of DThread 3. Similarly, it is possible to observe that there is a dependency between DThread 2 and DThread 4 through the variable c, between DThread 3 and DThread 5 through the variable h, and finally between DThread 4 and DThread 5 through the variable l. These dependencies form the DDM Dependency Graph of this application, which is presented on the right side of Figure 1 . The RC values are depicted as shaded values next to the nodes. The RC value is initiated statically and is dynamically decreased each time a producer completes its execution. In DDM, the operation used for decreasing the RC value is called Update. A DThread is deemed executable when its RC value reaches zero.
TSU: HARDWARE SUPPORT FOR DDM
In this work, the TSU is developed as a hardware peripheral using the Verilog HDL. It uses Thread Templates for the data-driven scheduling of the DThreads. A DThread is identified by the Thread ID (TID) and the Context and is paired with a Thread Template.
The Context and Nesting Attributes
3.1.1. The Context Attribute. TSU has been based on the U-Interpreter's tagging system [Arvind and Gostelow 1982] . The tagging system enables multiple instances of the same DThread to coexist in the system. More specifically, it maps the tag of the UInterpreter into a unique 32-bit integer, called the Context. This enables concurrency in re-entrant constructs, such as loops, function calls, and recursion. DDM supports implicit dependency resolution among the DThreads. Figure 2 illustrates a simple example of using multiple instances of the same DThread through the Context attribute. The for-loop that is shown on the top of the figure is fully parallel; thus, one DThread can be used. The DThread's instances will execute the inner command of the for-loop. In this example, we named this DThread as Thread 1. Each instance of the DThread is identified by the Context. The for-loop is executed 32 times; thus, 32 instances of the DThread are created with Contexts from 0 to 31.
3.1.2. The Nesting Attribute. The Nesting attribute is a small number that indicates the loop nesting level for the DThreads that implement loops. This is useful for nested loops that can be mapped into a single DThread. In our implementation, we allow up to three nesting levels; that is, the DThreads are able to implement one-level (Nesting-1), two-level (Nesting-2), or three-level (Nesting-3) nested loops. If a DThread does not implement a loop, its Nesting attribute is set to zero (Nesting-0).
The Nesting attribute is used in combination with the Context. The indexes of the loops are encoded into the 32-bit Context value. The TSU uses the Nesting attribute to manage the Context value properly. An example of a one-level loop is depicted in Figure 2 , where the Context is equal to the index of the loop. Similarly, in Figure 3 , an example of a two-level nested loop is shown. Each instance of the DThread will execute the basic block of the nested loops. The Context in this case will include the indexes of the inner (in the lower 16 bits) and the outer (in the upper 16 bits) loop. Figure 4 describes how the indexes of the loops are encoded into the 32-bit Context value for all possible combinations. Notice that for the Nesting-0, the Context is always zero.
The Thread Template
The Thread Template is a collection of the following attributes: -Thread ID (TID): identifies uniquely a DThread -Instruction Frame Pointer (IFP): a pointer to the address of the DThread's first instruction -Ready Count (RC): the number of producer threads -Nesting: the Nesting attribute -Scheduling Policy: the method that is used by the TSU to map the ready DThreads to the cores -Consumer Threads: a list of the consumer threads of the DThread 
TSU Microarchitecture
The block diagram of TSU's microarchitecture, which supports eight cores, is shown in Figure 5 . Each block of the diagram is a Verilog module that consists of several internal hardware modules. The communication of the cores with the TSU is done through the Output and Input queues. The TSU dispatches the DThreads to the cores through the Output Queues. The cores send DDM commands to the TSU through the Input Queues. The DDM commands are categorized into six different types:
(1) Update_Cmd: decreases the RC value of a specific DThread (2) Mult_Update_Cmd: decreases the RC value of multiple instances of a specific DThread (3) Update_Cons_Cmd: decreases the RC value of the consumers of a specific DThread (4) Mult_Update_Cons_Cmd: decreases the RC value of multiple instances of the consumers of a specific DThread (5) Store_Cmd: stores a Thread Template of a specific DThread (6) Remove_Cmd: removes a Thread Template from TSU 3.3.1. The Template Memory (TM). The Template Memory contains the Thread Template of each DThread. In Figure 6 , the block diagram of the TM is illustrated. It is a standard hash table that is used to allocate the TM entries. Each TM entry consists of the Thread Template's attributes, as well as the Valid field, which indicates if the entry contains valid data. The TM is a fully associative data structure; that is, a Thread Template can be in any entry. The TID is used as the hash table's key. The TM is implemented as a dual-port RAM, which enables access to two entries simultaneously, and thus the 52:6 G. Matheou and P. Evripidou 3.3.2. The Graph Memory (GM). The Graph Memory (Figure 7 ) contains the consumers of each DThread. The consumer threads are kept separately from the TM to facilitate simultaneous access by the TSU. The GM consists of two internal modules, the Consumers Memory (CM) and the Consumer List (CL).
The CL holds lists of consumer threads. To achieve concurrency, the CL's data structure is also a dual-port RAM. Each CL entry points to the next one through the Next field and the entry of the last consumer has the value of Next, set to 0. This means that the address 0 is never used. For example, in Figure 7 , there is one list that consists of three consumers with TIDs 3, 4, and 5. This list begins from the address 1 and ends at the address 3. The address of the first entry of a list is called List_Head. The CL's FSM supports three operations: -Read: It requests from the List Reader module to find the list of consumers that starts from the address that is equal to the input List_Head. After that, the consumers are returned. -Write: It requests from the List Allocator to store the input consumers to a new list.
The Valid fields of the list's entries are set to 1 and the List_Head of the new list is returned. The CM has exactly the same front-end functionality as the TM. The only difference is that the entries of the CM hold the TID, Cons1, and Cons2 attributes. The TID is also used as the key of the hash table. The Cons1 and Cons2 attributes hold the consumers of a DThread. If a DThread has more than two consumers, the Cons1 attribute becomes zero while the Cons2 attribute is a pointer to a list of consumers; that is, it holds the List_Head of the list that is stored in the CL (see the CM entry in the address 3). The GM's FSM also supports three operations:
-Read: The consumers of the input TID are retrieved. The CM module is accessed. If a DThread has more than two consumers, then the CL is also accessed. -Write: The consumers of the input TID are stored in the GM. If the DThread has more than two consumers, then the appropriate data is stored in the CM and the CL. Otherwise, the consumers are stored only in the CM. -Invalid: The consumers of the input TID are removed from the GM. The data is removed from the CM. If a DThread has more than two consumers, then the appropriate data is also removed from the CL.
The Synchronization Memory (SM).
The Synchronization Memory contains the RC values for each DThread. A DThread that implements a loop has multiple instances, one for each iteration. The TSU holds a separate entry for each instance of a DThread in the SM. The RC values are allocated and deallocated dynamically by the SM in the form of blocks, based on the applications' needs. The SM (Figure 8 ) consists of two different modules, the SM Indexer (SMI) and the Ready Count Memory (RCM).
The RCM is a one-dimensional array that holds the RC values in blocks of 32 cells. The RCM supports the following operations: -Allocate: Searches for a free RCM block. If the block is found, the RCM module initializes all the entries of the block with the value of the RC that is stored in the TM. For instance, in Figure 8 , the first 32 entries of the RCM are set to 2. -Write: Modifies an RCM entry. -Read: Returns the contents of an RCM entry.
-Invalid: Invalidates an RCM entry.
The SMI holds the RCs of the DThreads. If a DThread has Nesting-0, the RC field holds the value of the DThread's RC. In our example, the entry in the address 2 holds the RC (with value 3) of the DThread with TID = 4. If a DThread has Nesting > 0, then the RC field holds the address of an RCM block that corresponds to a specific TID and Context between the Min_Iteration and Max_Iteration. In the address 0 of the SMI module, 32 RC values of the DThread with TID = 1 are allocated, which correspond to the Contexts from 0 to 31. The Valid_Cells attribute indicates how many RC entries are not zero. If its value becomes zero, the SMI entry will be deallocated as well as the RCM entry that is referred by the RC field. The SMI supports the following operations:
-Search: Searches for a specific SMI entry, that is, an entry that is mapped to the input TID and the input Context, which is between its Min_Iteration and Max_Iteration fields. The two ports of the dual-port RAM are used in parallel to decrease the search time. If the SMI entry is not found, a new entry is allocated. -Write: Modifies an SMI entry. -Invalid: Invalidates an SMI entry.
The SM supports two operations:
-Clear: Removes the SMI and RCM entries that correspond to the input TID.
-Update: Decreases the RC value of a specific DThread with a specific Context. The Update operation consists of three algorithmic steps: -STEP 1: Search the SMI module for the specific entry. If the entry is found, go to STEP 2; otherwise, go to STEP 3. -STEP 2:
-If the DThread has Nesting-0, the RC value in the SMI entry is decreased. If the RC becomes zero, the ready DThread and its scheduling information are stored in the Ready Queue (RQ) and the SMI entry is invalidated. -If the DThread has Nesting > 0, the value of the RCM entry in the address RC + offset is decreased, where RC is the field of the SMI entry and the offset is equal to Context − Min_Iteration. If the RCM entry's value becomes zero, the ready DThread and its scheduling information are stored in the RQ and the Valid_Cells attribute is decreased by one. If the Valid_Cells value becomes zero, the SMI entry and its RCM block are invalidated. -STEP 3: This step is responsible for allocating resources in SM.
- Command Manager decodes the DDM commands and sends them to the appropriate modules. The Store_Cmd or Remove_Cmd commands are sent to both the TM and GM Loaders/Invalidators. The Store_Cmd is used for storing the Thread Templates and the consumers to the TM and the GM, respectively. Similarly, the Remove_Cmd is used for removing the Thread Templates and the consumers. Finally, the Update commands are stored in the Update Queue.
3.3.5. The Update Unit. The Update Unit (Figure 10 ) decrements the Ready Counts (RCs) of the DThreads in the SM. The Resolver receives the Update commands from the Update Queue and processes the Update_Cons_Cmd and the Mult_Update_Cons_Cmd commands. When these commands are processed, the consumers of the DThread that are going to be updated are retrieved from the GM, through the GM Reader. For each consumer, a separate Update command (Update_Cmd or Mult_Update_Cmd) is stored in the Update Buffer.
The Processing Unit is responsible for sending the Update commands to the SM. For each Update command, the Thread Template of the DThread that is going to be updated is located from the TM through the TM Reader. If an Update_Cmd is processed, an Update signal is sent to the SM. If a Mult_Update_Cmd is processed, a separate Update signal is sent to the SM for each instance of the DThread. For the update operation, the TID and Context attributes are sent to the SM.
3.3.6. The Scheduling Unit. The Scheduling Unit enforces the Scheduling Policy by assigning a ready DThread (TID, IFP, and Context) to the corresponding Output Queue. The Scheduling Policy consists of two fields: (1) the scheduling method and (2) the scheduling value. Two scheduling methods have been implemented: dynamic and static. The dynamic method distributes the thread invocations to the cores in order to achieve load balancing (the scheduling value is not used). Furthermore, in the static method, the instances of a DThread are assigned to a specific core. For this purpose, the scheduling value is used to hold the identity of the specific core. For instance, if a user wants to execute a DThread only on the core with id = 1, then a DThread with method = static and value = 1 has to be created (recall that we are supporting an eight-core implementation, which means that each core has a unique id between 0 and 7). Figure 11 depicts the block diagram of the Scheduling Unit. The Map Thread Unit (MTU) dequeues the ready DThreads along with their scheduling information (scheduling method and scheduling value) from the SM's RQ. The MTU uses the scheduling information to forward the ready DThreads to the proper Output Queues through the Output Queue Writers. Table I depicts the minimum and maximum cost (in cycles) of the TSU operations. It is worth noting that the majority of these operations can be executed concurrently. For instance, the Fetch Unit can read from Input Queues while the Update Unit decreases the RC values in the SM. Since the TSU operates dynamically, the majority of its operations depends on the size of the structures. For instance, the maximum cost of the TM Write/Invalid operation is equal to its minimum cost plus the size of the TM structure in cycles. The cost of the operations that manage consumers, such as the GM Write operation, depends on the number of the consumers (# of consumers) that they will manage.
TSU Timings
The dynamic allocations/deallocations of the RC values affect the performance of the SM. To mitigate this issue, we allocate blocks of RC values (32 RC values each time) in order to avoid frequent allocations/deallocations. This technique improves the TSU performance, since the SM Update operation is the most frequent operation.
The TSU's API
The TSU API is the interface between the DDM applications and the TSU. The API is a C library that includes a set of functions (Table II) that allow the programmers to (1) initialize/reset the hardware TSU, (2) send the DDM commands to the TSU via the Input Queues, and (3) fetch the ready DThreads from the Output Queues and execute their codes. 
A DDM PROGRAM EXAMPLE
In this section, we show how a programmer is able to develop the matrix multiplication application (Listing 1) in DDM using the TSU's API. In this simple example, the outer for-loop of the algorithm is able to be parallelized by using only one DThread. One possible transformation of this application to a DDM program is shown in Figure 12 . The outer for-loop is mapped into a DThread called thread_1. Since thread_1 implements a one-level loop, its Nesting equals 1 (Nesting-1). Each instantiation of thread_1 calculates one row of the C matrix; that is, it executes the two nested for-loops of the algorithm. Each instantiation is labeled with its Context as <Context>. Initially, the N instantiations of thread_1 are spawned in parallel because the thread_1's instances are independent. Finally, when N instantiations (from 0 to N-1) are executed, the program is completed.
Declaring the DDM Threads (DThreads)
Listing 2 depicts the code of the DThreads. In this simple implementation, we declare two DThreads, thread_1 and thread_2. In our programming model, the code of DThreads is embodied in standard C functions. So, the names of the C functions are the DThreads' IFPs. Each function has one input argument, which is a type of DContext. The DContext is a C structure that contains the inner, middle, and outer members. These members hold the indexes of the loops according to the Nesting attribute. The members are set by the API at runtime before the execution of the DThread. The API decodes the Context of the ready DThread and fills the members properly. thread_1 is responsible for executing the two nested for-loops of the algorithm (lines 13-15) using the Context value as the i index of the outer loop. The i index is stored in the inner member of the cntx variable, that is, in cntx.inner. After that, each instantiation of thread_1 updates thread_2 (line 18). The thread_2 is used to print the results, to release the resources that are allocated by the two DThreads (lines 30-31) and to clean up the TSU (line 34).
At line 21 of the thread_1's code, the dthread_get_next() function is called. This function is a blocking command that waits for a ready DThread from the TSU. When a ready DThread is received by the API, the TID, Context, and IFP attributes are extracted. After that, the Context is decoded according to the Nesting attribute and the members of the DContext input argument of the ready DThread's function are set. Finally, the IFP attribute is used to execute the ready DThread's code.
Furthermore, in line 18, the DCONTEXT_CREATE macro is used to encode the indexes of the loop levels into the Context value, as we mentioned in Section 3. Table III illustrates the variants of the DCONTEXT_CREATE macro that correspond to the Nesting attribute.
DDM Dependency Graph Creation and Execution
Listing 3 illustrates the main function of the DDM program. First, the TSU has to be initialized (line 10). After the arrays (A, B, and C) are allocated and initialized, thread_1's ready count equals 1, its scheduling policy is dynamic, and its Nesting is set to 1 (nesting_one). Also, it has one consumer, the thread_2 DThread. Moreover, thread_2's RC equals N because it needs to wait for the N instantiations of thread_1 to finish their execution. thread_2 is scheduled to be executed in the core with id 0 (scheduling method = static and scheduling value = 0) and it has no consumers. Also, thread_2's nesting is set to 0 (nesting_zero) because it does not implement a loop.
After the DThreads are loaded, the N instantiations of thread_1 are released by using the dthread_mult_update command (line 28). This command is provided to send a special request to the TSU for decrementing multiple consecutive instances of a specific thread. The TSU manages this special request internally in an optimized manner, which reduces overheads significantly. Finally, the tsu_start function is called in line 31 in order to enable the TSU and also to execute the first ready DThread.
A Source-to-Source Compiler for the DDM Model
In order to allow easy programming, we provide an extension of the TFlux sourceto-source compiler [Trancoso et al. 2007 ]. The primary target of this compiler is to hide the details of the API from the programmer. To develop a DDM application, the programmer only needs to describe the parallel sections of the application using the TFlux directives, as in the OpenMP API. Functionalities such as loading/unloading the TSU and managing the Context are handled automatically. Listing 4 depicts the Matrix Multiplication application in DDM style, using the C directives. In this case, Listing 4: The Matrix Multiplication application using C directives.
our TFlux compiler extension will take as input the C application and will produce the code that targets the DDM model, that is, the code that we described in Listings 2 and 3.
The #pragma ddm for thread directive in line 16 will create the DThread 1 that will parallelize the outer for-loop of the algorithm. The start keyword will release the N instantiations of the DThread 1 (from 0 to N-1) as mentioned earlier. The nesting keyword defines the loop nesting level of the DThread. When this keyword is omitted, the TFlux compiler sets the DThread's Nesting to zero. The #pragma ddm endfor directive in line 21 closes the #pragma ddm for thread directive and updates the DThread 2 in each for-loop iteration. The DThread 2 is declared in line 23 by the #pragma ddm thread directive. The kernel keyword enforces the scheduling policy. For the DThread 2, the static method is used in core with id = 0. When the kernel keyword is omitted, the dynamic scheduling will be enforced. Furthermore, the readycount keyword defines the ready count of the DThread. Finally, the end keyword indicates the last DThread of the program. This keyword notifies the compiler to add the appropriate functions for removing the DThreads and cleaning up the TSU.
PORTING THE TSU ON A MULTICORE SYSTEM
To test the functionality and the performance, we developed a multicore system that is paired with our TSU implementation. Since we are working with Xilinx's FPGAs, we are able to build the multicore system using the Xilinx's Intellectual Property (IP) blocks such as processors, buses, memory controllers, and so forth. The entire design was developed using the Xilinx Platform Studio (XPS).
The block diagram of the multicore architecture is shown in Figure 13 . It consists of eight cores, each of them featuring a Xilinx MicroBlaze soft core [xilinx.com 2014] with its caches and local memory. The MicroBlaze is a 32-bit RISC Harvard architecture that operates at 100MHz. It has a 128KB local memory for data and instructions, a 32KB L1 D-Cache, and a 16KB L1 I-Cache, implemented using Block RAM (BRAM) 52:16 G. Matheou and P. Evripidou [xilinx.com 2014]. The sizes of the local memory and the caches are selected based on the available BRAM of the Virtex-6 FPGA.
The cores share a DDR3 SDRAM Controller via a shared AXI Bus, which provides access to a 512MB DDR3 SDRAM chip. Furthermore, the cores share a standard set of peripherals through an AXI Lite Bus. These peripherals provide basic functionality such as an interrupt controller, a UART interface for accessing an RS-232 port, a timer, and a MicroBlaze Debug Module (MDM) [xilinx.com 2014] , which enables JTAG-based debugging to one or more MicroBlaze cores.
The TSU communicates with each core with an Input and an Output Queue, implemented with the Fast Simplex Link (FSL) Bus [xilinx.com 2014] . FSL is a very fast 32-bit-wide interface that provides unidirectional FIFO-based communication.
Developing and Executing DDM Applications
DDM applications that target the multicore processor are developed using ANSI-C/C++ augmented with the set of the API's functions. The TFlux source-to-source compiler is also available for the same procedure. The DDM binary is produced by the MicroBlaze GCC compiler. The DDM binary includes the user's application, the drivers of the Xilinx peripherals (such as the drivers of timer, buses, memory, etc.), and the TSU's API. The users are able to write their programs using the Xilinx Software Development Kit (SDK).
For the development of a multithreaded application in Xilinx's programming environment, an instance of the DDM binary has to be loaded in each MicroBlaze. The flow of each program instance is managed by the TSU dynamically at runtime through the API. The Xilinx Microprocessor Debugger (XMD) [xilinx.com 2014] is used for downloading the DDM binary into the MicroBlazes' local memory as well as for executing the code. 
The System's Memory Model
In our system's design, the DThreads can share the memory through their inputs and not through any special synchronization in the memory. For instance, if a producer thread passes an array to a consumer thread, the array has to be filled before the consumer thread is invoked to consume it. This functionality allows DDM execution without the need of synchronization barriers. Furthermore, the execution according to the DDM dependency graph eliminates race conditions. The MicroBlaze's caches are simple and very fast modules due to three factors: (1) they are implemented by using BRAM, which is a very fast memory unit; (2) they support the Direct Mapped scheme; and (3) they don't implement cache coherency. The DDM semantics, which are implemented in the hardware TSU, guarantee that the consumer threads will be activated only after the producer threads terminate; as such, there is no need for a cache coherency protocol. This feature allows us to use the MicroBlaze caches. For data consistency, we are using the write-through storage method.
PERFORMANCE ANALYSIS
For evaluating the correctness and performance of the TSU, we use a suite of seven different benchmarks. Table IV illustrates the characteristics of the benchmarks along with the different problem sizes tested. The problem sizes are separated into seven categories: Tiny, XXSmall, XSmall, Small, Medium, Large, and XLarge. The thread size of the blocked algorithms is 4×4 for the Tiny, XXSmall, and XSmall sizes; 16×16 for the Small size; and 32×32 for the Medium, Large, and XLarge sizes. The column labeled "Source" indicates the benchmark suite where each benchmark is originated. The Source named "Kernel" indicates general kernels widely used in scientific and image processing applications.
In the case of the Blackscholes benchmark [Bienia et al. 2008 ], our system is unable to run the standard problem sizes (from 4K to 10M options). The reason is that our FPGA device does not have enough BRAM to model the bigger MicroBlazes' local memories for holding the Blackscholes binary with the standard problem sizes. Despite this limitation, we did run the Blackscholes benchmark for very small problem sizes (from eight to 16 options) in order to study its behavior. The execution time measurements were collected using the hardware Timer of the system. The experimental results are given in the form of speedups in relation to the sequential/serial execution on one core of the system. Notice that all cores are identical. Figure 14 depicts the DThreads' characteristics of each benchmark. For each DThread, we show its Nesting and RC attributes as well as its consumer threads. If a DThread has no consumers, its Consumers field is set as "None." The LU [Woo et al. 1995] is the most complex benchmark. Its Synchronization Graph consists of six DThreads, where all the Nesting types are used. Also, the Thread_1, Thread_2, and Thread_5 DThreads have at least three consumer threads.
Performance Evaluation
The speedup results of all seven applications are depicted in Figure 15 . We have evaluated the ability of the system to handle small problem sizes and ultra-lightweight threads (Tiny, XXSmall, XSmall, and Small sizes). The four applications, MMULT, BMMULT, Conv2D, and Trapez, achieve speedups from 6.74 to 7.96. The high complexity of the LU ended up with smaller speedups on the order of 1.93 to 6.79. Although we evaluate the Blackscholes on very small problem sizes, our system achieves speedups from 4.71 to 7.61. Also, the SMMULT benchmark achieves speedups from 2.9 to 7.42.
The evaluation on larger problem sizes (Medium, Large, and XLarge) shows that the multicore system scales very well across the range of the benchmarks achieving almost linear speedup. From these results, it is easy to observe that for the MMULT, BMMULT, SMMULT, and LU benchmarks, the speedup increases for larger problem sizes. This is justified by the fact that, as the benchmark's execution time increases, the parallelization overhead is amortized. Furthermore, for the Conv2D and Trapez benchmarks, the speedup reaches the theoretical peak performance for all the sizes.
MMULT is an embarrassingly parallel application but suffers from a large number of misses, limiting it from achieving the ideal speedup. BMMULT exploits the data locality by using blocking techniques; thus, it achieves better performance than MMULT. SMMULT suffers from poor cache utilization due to the lack of spatial locality. For the SMMULT benchmark, the Compressed Sparse Row (CSR) format is used. LU achieves the lowest speedup, compared to the other applications, due to the complexity of its Synchronization Graph, which leads to reduced parallelism. Blackscholes is a dataparallel benchmark with low data sharing and low data exchange. Finally, Conv2D and Trapez have very few data transfers between DThreads, which allows them to achieve the optimal speedup on all problem sizes.
Our system achieves very good performance in both small and large sizes, since the overheads of the TSU are negligible. There are four factors that contribute to this: -The communication between the TSU and the DDM applications is made through nonblocking commands (apart from the command that is responsible for fetching the ready DThreads). -The TSU is an asynchronous hardware module that uses optimization techniques like pipelining for increasing its performance. -The TSU's data structures (like TM, GM, etc.) are implemented using dual-port RAM, which reduces the accessing time to half. -The TSU communicates directly with the cores. This allows faster scheduling of the DThreads.
The efficiency of the hardware support allows us to reach linear speedups with smaller problem sizes and thread granularity. DDM-VM [Arandi 2012; Michael et al. 2013] had to use a problem size of 2,048×2,048 and block size of 64×64 to get similar speedups. We have four applications in common: BMMULT, LU, Conv2D, and Trapez. The DDM-VM applications achieve speedups close to 8/9, 7.2/9, 8/9, and 7.2/9, respectively. Notice that in DDM-VM, one core is reserved for the execution of the TSU, and thus nine cores are used for the evaluation. Our small problem size (128×128) gets roughly similar results with DDM-VM at 1 / 256 of the problem size and 1 / 4 of the block size.
Comparing Our System with the OpenMP Framework
In our final experiment, we compare our system with the OpenMP framework. For the evaluation of the OpenMP implementation, a 12-core AMD Opteron processor has been used with the following features: 2.2GHz clock, 128KB L1 Cache, 512KB L2 Cache, and 6MB L3 Cache. The results of the very small problem/thread sizes (Tiny, XXSmall, and XSmall) are shown in Figure 16 . As expected, the hardware support of our system provides a big advantage over the software-based implementation for the very small program/thread granularity. Figure 17 depicts the results of the comparison for the larger granularity (Small, Medium, Large, and XLarge). The OpenMP gets much better speedups for the coarser granularity and achieves similar results compared to our system for the Large and the XLarge size. The largest problem sizes allow the software-based system to amortize better the extra overhead that is incurred from the software concurrency management. We also compared our work with the published work of BSC SMPSs [BSC 2014 ] for two benchmarks: Blocked Matrix Multiplication (BMMULT) and LU. The BMMULT achieves a speedup of 5 out of 8 for all three problem sizes (1, 024, 2, 048, 4, 096) . For the LU, the small size (1,024) achieves speedup of 3, the medium size (2,048) achieves a speedup close to 4.5, and the large size (4,096) achieves a speedup of 4.8. Our system gets a speedup of 8 for BMMULT and 7.91 for LU for the size of 1,024. The SMPSs schedules annotated tasks at runtime based on data dependencies, as in our model. DDM creates the Dependency Graph statically, while the SMPSs build it at runtime. This can cause more delay to the critical path of the application than in our model. Moreover, SMPSs makes only a part of the Dependency Graph available to the scheduler, and consequently, a fraction of the concurrency opportunities in the applications are visible at any time. BSC runs its experiments on two Power5 processors, with two FPUs, at 1.5GHz.
FPGA Resource Utilization and Power Consumption Estimations
Table V depicts the FPGA resource utilization and power consumption estimations of the multicore processor. The utilization percentage of each component is shown in parentheses. The component labeled "other" includes the clock generator, the MDM, the timer, the AXI Buses, and so forth, which are all necessary for the proper functionality of the system but outside the scope of this work.
The hardware device utilization of our prototype is rather low, which will allow us to extend the functionality of our system in the future. The BRAM utilization, on the other hand, is quite high at 93%. We choose to utilize as much as possible BRAM to model big caches and private memories, in order to increase the system's performance. The maximum operating frequency of the TSU peripheral is 200MHz. To be fair, we degrade the TSU's frequency at 100MHz, which is the MicroBlaze's frequency.
The results show that the hardware TSU can easily fit on the Virtex-6 FPGA since it utilizes about 3% of its resources; thus, the TSU can also be applied to FPGAs with lower capacity. Furthermore, the TSU utilizes a small proportion (2.12%) of the overall power of the system.
LESSONS LEARNED
The FPGA prototyping is much more challenging than software simulation and development of virtual machines, but it provides accurate modeling on timings, resource utilization, power consumption estimations, and so forth. The FPGA design is not just a hardware simulation. Xilinx provides services that turn the FPGA into an ASIC with higher performance.
The TSU was tightly integrated into a multicore processor for testing its functionalities and efficiency. We have realized that the limited amount of BRAM, which was used for memory and caches, did not allow us to run applications with large footprints. We are looking into ways of remedying this situation.
In our design, a Dynamic SM has been used. In this approach, the programmer provides no information about the Context bounds. Also, there is no bound on the size the Context can reach. The dynamic allocation/deallocation of RC values at runtime increases the TSU overheads. To mitigate this problem, we reduce the allocation/deallocation overheads of the SM by grouping the RC values into blocks. Each block contains 32 RCs [Stavrou et al. 2008] . Another approach of the SM is the static/direct, where the allocation occurs at the time of creating the Thread Template, which accelerates the updates of the RCs. In this approach, the programmer is required to provide information on the maximum value the Context of the DThread would reach. We plan to create a hybrid combination of static and dynamic SM and evaluate its performance.
The hardware TSU is able to manage more than eight cores. It can be extended by just changing a few parameters in the TSU's Verilog code. However, in this project, we were not able to have more than eight cores because the AXI bus and the MicroBlaze Debug Module can only support eight cores.
The software TSU has more overheads and higher latencies than the hardware implementation. The hardware implementation gets much better speedups in the entire range of the experiments since the overheads of the TSU are negligible. Finally, the hardware TSU is a low-complexity and low-power system that can be expanded for a larger number of cores in the future.
FUTURE WORK
The FPGA prototype presented in this article is a starting block that will be extended for high-performance computing (HPC). Figure 18 illustrates the future DDM implementation. We plan to replace the data cache of each core with an automated Scratch-Pad Memory (SPM). The SPM's controller will deterministically fetch the data needed for a DThread into the SPM only when the DThread will be scheduled for execution. We expect that this will increase the locality by sending DThreads to cores that have their input data. We have developed such a system in software for the CELL processor with very good results . The next level will be a distributed implementation, in which the TSU of each processor will be able to collaborate with TSUs of other processors by moving data. 
RELATED WORK
Explicit Data Graph Execution (EDGE) [Burger et al. 2004 ] is an instruction set architecture (ISA) that enables scaling to window sizes of thousands of instructions to hold large code blocks. In the EDGE ISA, the dataflow/dependency graph, generated by the compiler, is directly expressed. This removes from the hardware the task of rediscovering data dependencies dynamically at runtime. Moreover, EDGE uses direct instruction communication; that is, a producer instruction delivers data directly to its consumer instructions. This enables instructions to execute in dataflow order, with instructions firing as soon as all of their operands are available. The TRIPS processor [Burger et al. 2004; Sankaralingam et al. 2003 ] is an instance of the EDGE architecture that uses large cores consisting of a matrix of execution units (ALUs with input operands, buffers, and output routers). The EDGE architecture utilizes sequential execution among the threads and dataflow execution within the threads. DDM, on the other hand, implements data-driven concurrency among the threads and sequential execution within the threads. DDM also utilizes static dependency resolution.
WaveScalar [Swanson et al. 2003 ] is a dataflow computing architecture that targets cache-only systems. A cache-only system is a grid of Processing Elements (PEs) with small data caches and store buffers. The WaveScalar instructions are executed in the memory and send their results to their dependent instructions. A distributed instruction cache is used, called WaveCache, for caching and executing instructions. The WaveScalar compiler breaks the control-flow graph of a program into single-entrance directed acyclic blocks of instructions, called waves. Each wave is tagged via a distributed tagging mechanism using special instructions to distinguish between different dynamic instances of a wave. WaveScalar replaces the central processor and instruction cache of a conventional system. DDM is implementing multithreading on conventional processors. The design of DDM avoids the use of a new ISA or extensions to an ISA because it adopted an evolutionary approach by just designing an add-on unit, the TSU. This unit can easily fit into a multicore system without any other changes to the architecture.
The Manchester Data-flow Machine [Gurd et al. 1985 ] is a dynamic dataflow system that focused on constructing a powerful processing element. The Manchester system implements a tagged-token dataflow model of computation in order to increase the parallelism for re-entrant graphs. This implementation combines the concept of streams with conventional arrays. Capalija and Abdelrahman [2013] proposed a coarse-grained superscalar processor that allows parallel and out-of-order execution of tasks. This processor is implemented on an FPGA platform and uses two microarchitectural techniques: register renaming and dynamic task scheduling. On the other hand, in our work, we don't use out-of-order execution.
Star Superscalar (StarSs) [Bellens et al. 2006; Pérez et al. 2007; Planas et al. 2009 ] is a parallel programming platform that targets a variety of models, symmetric multicores, the Cell processor, GPUs, and so forth. It builds a data dependency graph at runtime where each node represents an instance of an annotated function and edges between nodes denote data dependencies. StarSs has two major components, a sourceto-source compiler and a runtime system. The task dependency graph is always built at runtime, and hence this approach incurs extra overheads. Moreover, StarSs exposes only a part of the dependency graph available to the scheduler, and consequently, a fraction of the concurrency opportunities in the applications are visible at any time. The DDM model provides support for both static and dynamic dependency resolutions . For this work, we have not implemented the dynamic dependency resolution. It is on our to-do list.
The Task Superscalar [Etsion et al. 2010 ] is an out-of-order pipeline that dynamically detects intertask data dependencies and executes tasks out of order. Task Superscalar addresses similar issues to our work for the StarSs programming model. In this work, an execution time dependency analysis is used. In DDM, we are using static dependency analysis. Gupta and Sohi [2011] have also produced a software system that implemented dataflow execution of sequential imperative programs on multicore systems. This work is more related to the TFlux and DDM-VM because it is a software system; however, the techniques used are different. They apply their techniques on the function level, whereas the DDM applies its techniques at nonblocking threads. Moreover, in DDM, a set of pragmas has been used for thread creation/management. Vandierendonck et al. [2013] studied several schemes for dynamic dependence tracking in the task dataflow model. This model utilizes a task graph where nodes represent dynamic task instances and edges represent task dependencies. A set of memory usage annotations is used to define the dependencies between the tasks. Tasks are ordered by true, anti-, and output dependencies. In DDM, the data-driven execution enforces only a partial ordering as dictated by the true data dependencies, which is the minimum synchronization. Thus, it has the potential of being more efficient.
EARTH (Efficient Architecture for Running THreads) [Theobald 1999 ] is an eventdriven fine-grained multithreaded execution model. EARTH runs on top of parallel machines built with off-the-shelf processors and implements a two-layer hierarchy of fibers and threaded procedures. A fiber is a sequentially executed, nonpreemptive, atomically scheduled set of instructions. A threaded procedure groups interacting fibers that share data. EARTH was never implemented in hardware. It is a software implementation, like the DDM implementations of TFlux and DDM-VM.
CONCLUSIONS
In this article, we present the design, development, and evaluation of a hardware Thread Scheduling Unit (TSU) that provides architectural support for data-driven execution based on the Data-Driven Multithreading (DDM) model. The TSU is a low-power and low-complexity hardware unit that schedules threads based on data availability on sequential processors.
The TSU implements concurrency at many levels, and as a result, scheduling, data management, and transfer operations are interleaved with the execution of DThreads, which reduces latencies. Furthermore, an API has been developed that provides all the functionality needed for managing the hardware TSU. The programmer can use the TFlux pragma-based source-to-source compiler for program development.
As a proof of concept, the TSU has been integrated into a multicore system with eight cores on a Virtex-6 FPGA. The performance evaluation of the system has shown that the architectural support for data-driven execution can be implemented in multicore systems with negligible overheads. We are very encouraged by the overall results and especially with the ability of our system to get almost linear speedups for very small problem sizes (16x16 matrices) and ultra-lightweight threads of the order of 4x4 blocks. The hardware support we developed utilizes about 3% of the total resources of the Virtex-6 FPGA. Thus, we are confident that our architectural support can support larger number of cores and even be expanded to hierarchical configurations.
